Using VAXEL UI, just select the VIP blocks that matched your RTL design and generate FPGA bitstream.
Interface VIP includes 22 blocks and generators in categories bellow
Data read/write interfaceDebugging VIP includes 34 blocks in categories bellow
Assertion block